
Table 31. External Late Frame Sync
V DDEXT = 1.8 V
LQFP/PBGA Packages
V DDEXT = 1.8 V
CSP_BGA Package
V DDEXT = 2.5 V/3.3 V
All Packages
Parameter
Min Max Min Max
Min Max
Unit
Switching Characteristics
t DDTLFSE Data Delay from Late External TFSx or External RFSx
10.5
10.0
10.0
ns
in multichannel mode with MCMEN = 0 1, 2
t DTENLFS Data Enable from Late FS or in multichannel mode 0
0
0
ns
with MCMEN = 0 1, 2
1
2
In multichannel mode, TFSx enable and TFSx valid follow t DTENLFS and t DDTLFSE .
If external RFSx/TFSx setup to RSCLKx/TSCLKx > t SCLKE /2, then t DDTTE/I and t DTENE/I apply; otherwise t DDTLFSE and t DTENLFS apply.
EXTERNAL RFSx IN MULTI-CHANNEL MODE
DRIVE
EDGE
RSCLKx
RFSx
t DDTLFSE
t DTENLFSE
DTx
LATE EXTERNAL TFSx
DRIVE
EDGE
TSCLKx
TFSx
t DDTLFSE
DTx
SAMPLE
EDGE
SAMPLE
EDGE
DRIVE
EDGE
1ST BIT
DRIVE
EDGE
1ST BIT
Figure 26. External Late Frame Sync
Rev. I
|
Page 37 of 64 |
August 2013